(12) **UK Patent Application** (19) **GB** (11) **2 158 977 A**

(21) Application No **8511670**

(22) Date of filing **8 May 1985**

(30) Priority data
(31) **609602**   (32) **11 May 1984**   (33) **US**

(71) Applicant
Raytheon Company (USA—Delaware),
141 Spring Street, Lexington, Massachusetts 02173,
United States of America

(72) Inventors
James K Matthews
Jan S Herman
Stephen C Johnson
Richard B Goud
Jack J Stiffler

(51) INT CL⁴
G06F 11/22

(52) Domestic classification
G4A FM

(56) Documents cited
GB 1596850   GB 1457604   GB 1436428
GB 1459861   GB 1437217   GB 1425110

(58) Field of search
G4A

(74) Agent and/or Address for Service
Reddie & Grose,
16 Theobalds Road, London WC1X 8PL

(54) **Control sequencer with dual microprogram counters for microdiagnostics**

(57) A microprogrammed control unit of an information processing system having a control sequencer 76 with two microprogram counters 24 and 26 for performing microdiagnostics simultaneously with performing macroprograms. The microdiagnostics comprise background and operability tests, the background tests being interleaved with macroinstruction operations under the control of the two independent microprogram counters. The background tests are run during processor idle time and the operability tests are executed at processor turn-on. The organization of the microdiagnostics into a hierarchical structure allows the use of the same microprogrammed test module for both the background and operability microdiagnostic tests. A prediction/residual coding technique provides fault detection for address and data information within the control sequencer. One of the two

FIG. 1

GB 2 158 977 A

microprogram counters 24 stores the address of the next microinstruction of a macroinstruction for a microprogram held in a macroprogram memory unit 66. The other microprogram counter 26 stores the address of the next microinstruction in a microdiagnostics program. All the microinstructions are held in a control store 70 which is addressed by the microprogram counters 24 and 26 through a multiplexer 28 controlled by a control switch 161 which also determines which microprogram counter 24 or 26 is incremented in dependence upon a source select signal 55 from a control register 71.

2158977

FUNCTION SELECT 19

SOURCE SELECT 55

BRANCH CONDITIONS 42

NEXT ADDRESS 47

22

CODE CHECKER

FAIL 54

MICROPROGRAM STACK

35

5

56

BRANCH CONDITION MULTIPLEXER

MICRODIAGNOSTIC MICROPROGRAM COUNTER (BACKGROUND)

26

DIAGABORT 44

30

18

MULTIWAY BRANCH ADDRESS 150

OUTPUT ADDRESS MULTIPLEXER

MICROINSTRUCTION ADDRESS 50

18

CONTROL STORE
MICRO DIAGNOSTICS
MICRO INSTRUCTIONS

CONTROL REGISTER

70

71

FIG. 1

18

18

SOURCE SELECT 55

32

MULTIPLEXER

18

TRUE 21

24

CONTROLLER

FAIL 54

20

INTERNAL DATA BUS 40

9

14

5

18

MICROPROGRAM COUNTER (FOREGROUND)

18

28

ADDRESS SELECT 148

16

CONTROL SWITCH

MAP ENABLE 52

MAPPING PROM

74

MEMORY UNIT
MACRO PROGRAMS
DATA

66

MACROPROGRAM COUNTER

81

MPC SOURCE SELECT 152

BACKGROUND BRANCH SELECT 160

2

ADDRESS JAM 48

CONTROL SEQUENCER 76

FIG. 2

F/G. 3

2158977

FIG. 4

2158977

F I G. 5

2158977

FIG. 6

FIG. 7

FIG. 8

FIG. 9

CURRENT MICROINSTRUCTION ADDRESS (13 BITS)

A — bits 0 ... 12

CODE 105

CONTROL FIELD 104

M

NEXT ADDRESS FIELD 103 (13 BITS) — bits 0, 12

SEQUENCER FUNCTION (4 BITS) — 13, 16

SEQUENCER CONDITION (5 BITS) — 17, 21

ADDRESS SELECT (3 BITS) — 22, 24

MULTIWAY BRANCH SELECT (4 BITS) — 25, 28

SWITCH — 29

C — 30, 34

FIG. 10

X ~ BIT PARTICIPATES IN PARITY TREE

SPECIFICATION

Control sequencer with dual microprogram counters for microdiagnostics

5

Background of the Invention
This invention relates to an information processing system having self-test capability. More particularly, it relates to a digital com-
10 puter system having microdiagnostic test routines that test hardware portions of a computer system in conjunction with Built-in Test (BIT) hardware and macro-operability tests to provide detection and assist in isolation of a
15 fault to a hardware module level.
Any information processing system and especially a digital computer system requires several levels of tests or diagnostics to ensure operability. Typical software tests exercise
20 only a small fraction of a computer system during a given time period. Hardware supported test capability, otherwise referred to as BIT, provides an added measure of system testing; however, cost impact prohibits this
25 from being the complete diagnostic solution.
BIT has been achieved through three levels of activity, such as initial diagnostics, on-line BIT and off-line BIT. Initial diagnostic programs may comprise microdiagnostics and op-
30 erability test routines that are performed when a computer system is initially turned-on or is engaged in an initial program load. On-line BIT includes all of those areas of fault monitoring activity that take place while a com-
35 puter is operating, such as self-checking hardware fault monitors which continuously monitor critical points within a computer. Off-line BIT becomes necessary when an initial attempt at isolating a computer fault has failed
40 requiring a more thorough testing procedure. By interfacing the computer under test to an external diagnostic exerciser via a maintenance port, off-line techniques such as Logic Scan Design (LSD), and Signature Analysis
45 may be performed. Logic Scan Design is a method of serially linking internal hardware resulting in improved testability, particularly of Large Scale Integration (LSI) logic design. The method arranges for all internal logic states to
50 be held in registers that can be serially accessed, allowing the internal states to be observed and controlled. After a repair is made, signature analysis involves the accumulation of thousands of internal test point se-
55 quences into one signature word which is read serially by the external diagnostic exerciser and checked for validity. The external diagnostic exerciser attempts to isolate a faulty module in a computer system by exe-
60 cuting diagnostic routines while maintaining precise control over the internal state of the computer under test. On-line BIT comprises the use of microdiagnostic test routines, stored in a microprogrammed control unit, not
65 only at power turn-on but also during normal

computer operations, thereby providing a means for detecting a failure much earlier than would be otherwise possible. However, prior art attempts to employ microdiagnostics
70 in a microprogrammed control unit have relied on forcing a computer or data processing system into an idle state of the system thereby terminating normal processing operations and have required significant amounts of
75 additional dedicated hardware.

Summary of the Invention
This invention discloses an information processing system having a microprogrammed
80 control unit which performs a background microdiagnostic microprogram during the operation of a foreground program. A memory stores a plurality of microinstructions for performing both the background microprogram
85 and the foreground program. The microprogrammed control unit includes a control sequencer for independently controlling the foreground program operation and the background microprogram by using two micropro-
90 gram counters wherein a first microprogram counter participates in performing the foreground program and a second microprogram counter controls the background microdiagnostic microprogram without affecting the for-
95 eground program operation. The control sequencer further comprises a prediction/residual coding method for detecting microinstruction address and data errors. In addition, the background microdiagnostic microprogram
100 comprises a plurality of test modules stored in the memory wherein each of the test modules test a particular portion of the information processing system and each of the test modules comprises a short cycle code for verifi-
105 cation of the performance of each test module.
The invention further discloses a method for performing a background microprogram during the operation of a foreground program in
110 an information processing system having a microprogramed control unit comprising the steps of storing a plurality of microinstructions for performing the background microprogram and the foreground program and controlling
115 independently the foreground program operation and the background microprogram with at least two microprogram counters wherein a first microprogram counter participates in performing the foreground program and a second
120 microprogram counter controls the background microprogram.
The invention further discloses a method of performing failure detection in an information processing system having a microprogrammed
125 control unit which performs a background microprogram during the operation of a foreground program comprising the steps of storing a plurality of microinstructions for performing the background microprogram and
130 the foreground program, each of said microin-

structions having a first code for verification of
an address of each one of said microinstruc-
tions and the contents of said address, con-
trolling the foreground program and the back-
5 ground microprogram with at least two micro-
program counters, generating a residual code
from said first code representative of a code
for a current microinstruction address, gener-
ating and storing a second code for a next
10 microinstruction address during an immediate
previously executed microinstruction operation
and comparing the residual code to the stored
second code for detecting a failure.

15 *Brief Description of the Drawings*
Other and further features and advantages
of the invention will become apparent in con-
nection with the accompanying drawings
wherein:
20   FIG. 1 is a block diagram of a micropro-
grammed control unit having a control se-
quencer comprising two microprogram coun-
ters according to the present invention;
FIG. 2 is a block diagram of an information
25 processing system showing the control se-
quencer of FIG. 1 as part of a micropro-
grammed control unit;
FIG. 3 is a block diagram of the hardware
construction for implementing the two micro-
30 program counters;
FIG. 4 is a functional block diagram show-
ing the failure detection circuitry within the
control sequencer for detecting microinstruc-
tion address and data errors.
35   FIG. 5 is a logic diagram of the control
switch as shown in FIG. 1 for controlling the
switching between the two microprogram
counters shown in FIG. 1;
FIG. 6 is a hierarchy chart of the microdiag-
40 nostic test modules making up the operability
microdiagnostics and the background microdi-
agnostics and showing the microprogrammed
test modules shared by each;
FIG. 7 shows a sequence of test modules
45 for a background microdiagnostic test and
further shows a short cycle code which is
generated by each test module and checked
by a succeeding test module;
FIG. 8 illustrates the switching from a fore-
50 ground microprogram to a background micro-
diagnostic microprogram in order to execute
three microinstructions prior to returning to
the foreground microprogram;
FIG. 9 shows a microinstruction address
55 and the fileds of a microinstruction word
stored in the microinstruction address; and
FIG. 10 illustrates a parity tree for the genera-
tion of a prediction/residual code utilized in
the failure detection circuitry as shown in FIG.
60 4.

Description of the Preferred Embodiment
A significant improvement in information
processing built-in-test (BIT) capability is
65 achieved according to the present invention,

as shown in FIG. 1. This invention provides
for the performance of on-line BIT microdiag-
nostic tests without interrupting a normally
operating information processing system by
70 the use of two independent microprogram
counters. A first microprogram counter 24
participates in the operation of an operating
foreground program that typically would be
implementing a machine macroinstruction and
75 a second microdiagnostic microprogram coun-
ter 26 controls the performance of back-
ground microdiagnostic tests being performed
simultaneously during idle time intervals of
the macroinstruction implementing the fore-
80 ground program.
Macroprograms are performed using stan-
dard machine macroinstructions for perform-
ing a specific applications oriented task. A
macroprogram is controlled by a macropro-
85 gram counter 81 according to the macroin-
structions stored in a memory unit 66. An
operation code from a macroinstruction ob-
tained from memory unit 66 is coupled to
mapping PROM 74 which determines a start-
90 ing microinstruction address in control store
70 for the microprogram that will implement
the macroinstruction specified by said opera-
tion code. The microprogram read from con-
trol store 70 is fed to control sequencer 76.
95 Control sequencer 76 includes the two micro-
program counters 24 and 26 mentioned
above. Thus, microprogram counter 24 gener-
ates the address of the next micro-instruction
for the macro-instruction being performed by
100 a foreground program of the information pro-
cessing system 60 shown in FIG. 2.
Referring to FIG. 1, microdiagnostic micro-
program counter 26 generates an address of a
next microdiagnostic microinstruction during
105 the performance of background microdiagnos-
tics which are run simultaneously with fore-
ground macroprograms during the processing
system 60 idle machine times or during oper-
ability microdiagnostic testing which is exe-
110 cuted at power turn-on. Operability microdiag-
nostics are executed in a sequential manner
under the control of microprogram counter 24
with no foreground programs in operation.
Multiplexer 28 selects an output from either
115 microprogram counter (MPC) 24 or microdiag-
nostic microprogram counter 26 in accor-
dance with an address select 148 signal gen-
erated by control switch 161 logic based on
specific control bits of a microinstruction
120 coupled to the control switch 161 from the
control register 71 coupled to control store
70. The output of multiplexer 28 connects to
an output address multiplexer 32. The control
switch 161 also generates the microprogram
125 counter (MPC) source select 152 signals
coupled to microprogram counter 24 and a
background branch select 160 signal coupled
to microdiagnostic microprogram counter 26
for switching between said microprogram
130 counters 24 and 26 when the address of a

next microinstruction is being selected.

The output of microprogram counter 24 is also coupled to a microprogram stack 30. The microprogram stack 30 comprises a stack and
5 associated stack pointer logic for handling microprogram interrupt sub-routines. The microprogram stack is an eighteen bit wide, six level last-in/ first-out (LIFO) register used during stack PUSH and POP operations. The
10 stack pointer controls the stack operations by implementing a six state UP/DOWN counter with parity predict logic. Parity predict logic, normally used in conjunction with a counter, predicts the next state of parity after a clocked
15 counter operation. The six level stack stores the current microprogram counter location and corresponding code into a LIFO as determined by the stack pointer logic. PUSH operations store the microprogram counter; POP
20 operations move the selected LIFO location onto the stack output. The embodiment and operation of a microprogram stack is known to one skilled in the art.

The eighteen-bit output of the micropro-
25 gram stack 30 connects to output address multiplexer 32 and microprogram counter 24. The other inputs to output address multiplexer 32 include an eighteen-bit word directly coupled from multiplexer 28, an address jam 48
30 signal which causes the termination of the current microprogram flow by transferring control to a predetermined address in control store 70, source select 55 signals from a microinstruction read-out of control store 70
35 via control register 71 and an eighteen-bit word comprising a 13 bit address and a 5 bit code from a branch condition multiplexer 22. An address jam 48 signal immediately suspends the current microdiagnostic micropro-
40 gram being performed, places the content of the foreground microprogram counter onto the stack 30 and forces the address of the control store 70 to a predetermined state. If a background microdiagnostic is being exe-
45 cuted, it is terminated, the background microprogram counter 26 is initialized to $(0001)_{16}$, the mode is switched to foreground and the foreground microprogram counter 24 content is placed onto the top of the microprogram
50 stack 30. The output address multiplexer 32 selects a microinstruction address 50 for an entry point into a control store 70 from its various address inputs. A map enable 52 signal is also generated by the output address
55 multiplexer 32. When a microinstruction address is generated by a mapping PROM 74, said address determines a microprogram entry address in control store 70. A microinstruction word from control store 70 provides two con-
60 trol signals to the input of the control switch 161 which are switch 163 and INHIBIT 164, as shown in FIG. 5 and described hereinafter.

Still referring to FIG. 1, a controller 20 receives inputs from an internal data bus 40,
65 the branch condition multiplexer 22 and func-

tion select 19 signals from the control register 71. Controller 20 performs several logic functions for the control sequencer 76, such as decoding function select 19 codes and com-
70 bining internal fault conditions into a single fault indication called fail 54. The output of controller 20 connects to branch condition multiplexer 22 and microprogram stack 30 and provides decoded functions by specifying
75 operations to be performed. The branch condition multiplexer 22 receives signals from controller 20, control register 71, branch conditions 42 and code checker 56 and proceeds to generate a branch address which is coupled
80 to microprogram counter 24, microdiagnostic microprogram counter 26 and output address multiplexer 32. Therefore, the source of a microinstruction address 50 may be from a branch condition, one of the microprogram
85 counters 24 and 26, the microprogram stack 30 or an address jam 48, in addition to mapping PROM 74.

Only one of the two microprogram counters 24 and 26 is available to the output address
90 multiplexer 32 at a time, depending on which executive mode is in effect, background or foreground. In either case, the available microprogram counter is loaded at the end of a microcycle with the value of the microprogram
95 address incremented by 1, unless the executing microcycle is in the process of switching execution modes. In this situation, the output address multiplexer 32 is forced to supply a microinstruction address to control store 70
100 from the microprogram counter about to take control, while the currently available but outgoing microprogram counter is loaded with the address that it had intended to supply to the output address multiplexer 32. This will
105 be the address to which the microprogram will return when execution control is returned to the outgoing microprogram counter. The control sequencer 76 is told to switch between the microprogram counters 24 and 26 from
110 the microprogram itself as a result of preprogramming. The address of the microinstruction to be executed next is sourced from the microprogram counter taking control, and the address specified by a microinstruction source
115 select field is routed into the outgoing microprogram counter.

Referring now to FIG. 2, there is shown a block diagram of the information processing system 60 comprising a control unit 62, an
120 arithmetic unit 64, a memory unit 66 and an input/output unit 90. The control unit 62 and the arithmetic unit 64 combined form a central processor which interfaces with the memory unit 66 and input/output unit 90 via a
125 system bus 89 comprising a system address bus 85 and a system data bus 87.

Control unit 62 comprises control sequencer 76, as shown in FIG. 1 which provides a microinstruction address 50 to a memory or
130 control store 70 as determined by inspection

of microinstruction data, processor bus data, or several predetermined status conditions within the central processor. A next address decision is made once during each control
5 sequencer system clock 106 cycle. Each microinstruction of a microprogram specifies the source of the address of the next step of the microprogram. The output of control store 70 includes a control register 71 having 136 bits
10 which make up a microinstruction word. An 8K × 24 bit mapping PROM 74, which is one of the several sources for a microinstruction address 50, translates operand codes and operand specifiers in the instruction stream
15 from control register 71 or the internal data bus 40 into microinstruction addresses. A built-in test/Maintenance Controller (BMC) 72 is provided in each module of the information processing system 60 for gathering built-in-
20 test (BIT) data status information. Each BMC 72 reports the system BIT 73 status information to a system level bit maintenance device which although not shown could reside in the input/output unit 90. Such a system level
25 device determines which module or modules caused a fault based on an analysis of all failure reports and provides a fault indication.
    Still referring to FIG. 2, arithmetic unit 64 comprises a register arithmetic logic unit
30 (RALU) 80 which comprises a register array, including macroprogram counter 81, (as shown in FIG. 1) a multifunction ALU, shift and sign extension logic and a variety of data paths. The function performed by the RALU
35 80 are primarily determined by the micropro-grammed control unit 62. The RALU 80 is coupled to internal data bus 40 which is coupled to a system bus interface 88. The RALU is also coupled to a multiplier 78 which
40 is used for extended precision multiplications and for floating point operations. The embodiment of both an RALU 80 and a multiplier 78 is readily known to one having ordinary skill in the art. The RALU is also coupled to an
45 Associative Registered Arithmetic Logic Unit (ARALU) 82 which functions as a memory management unit by associating a virtual address with virtual address bounds and then adding the appropriate relocation amount to
50 the virtual address. The ARALU 82 may be embodied with two discrete ARALUs wherein one ARALU stores the virtual address bounds and the relocation amounts are stored in the register of a second ARALU. The first ARALU
55 subtracts the incoming virtual address from each of 16 virtual address bounds. While this subtraction is occurring, the second ARALU adds the incoming virtual address with each of the 16 relocation amounts. When the first
60 ARALU identifies the first virtual address bound, that is greater than or equal to the incoming virtual address, the entry position is sent to the second ARALU which then outputs the appropriate address to the system address
65 bus 85.

    Memory unit 66 comprises two 16K × 48 bit random access memories 100 and 102, but can be easily expanded. A memory ad-dress controller 96 connects between a sys-
70 tem address bus 85 and the memories 100 and 102; it performs all functions necessary for control of the memories 100 and 102. A first Rippler/Byte Aligner (RIBA) 94 connects between the system data bus 87 and memory
75 100 and a second Rippler/Byte Aligner (RIBA) 98 connects between the system data bus 87 and memory 102. The RIBA 94 and 98 are multifunction elements performing data alignment, byte and halfword transfers,
80 error detection and correction, Rippler error correction and bus interfacing. The Rippler error correction is performed by replacing with its nearest neighbor any defective memory devices in a linear array of identical devices,
85 then, replacing that device with its nearest neighbor, etc. The whole process "ripples" down the array of subelements until the last active device is replaced by the first available space. The advantage of this switching
90 method over the more conventional direct substitution approach is in its amenability to relatively simple and reliably implemented control algorithms. Additional details of a Rip-pler are disclosed in U. S. Patent No.
95 3,805,039 issued April 16, 1974 and as-signed to the same assignee as the present invention.
    An input-output unit 90 comprises an I/O controller 91 and an I/O interface 92. The
100 I/O controller 91 executes I/O instructions and generates appropriate interrupts for con-trolling various I/O ports. The I/O interface 92 comprises specific interfaces such as stan-dard peripheral equipment, parallel or serial
105 interfaces. In addition, the input/output unit 90 includes a priority interrupt network 84 for handling interrupts, a processor control regis-ter 86 for holding information relevant to the current state of the information processing
110 system and a system bus interface 88 for providing system bus control, system bus ar-bitration instruction prefetch control and sto-rage and clock distribution and control.
    Referring now to FIG. 3, a logic embodi-
115 ment for the background microprogram coun-ter 24 and the background microdiagnostic microprogram counter 26 is shown. Micropro-gram counter 24 comprises a 4/1 multiplexer 120 connected to a 13 bit register 124 which
120 stores a microinstruction address. Also, a 4/1 multiplexer 122 is connected to a 5 bit regis-ter 126 for storing a microprogram counter code for detecting addressing errors. The 5 bit microprogram counter code is generated by
125 code generator 142 as a function of the 13 bit microinstruction address. The generated code is compared in code checker 56, as shown in FIG. 1 and FIG. 4, to an equivalent code extracted from microcode bits which
130 come into the control sequencer 76 from the

control register 71 in order to check the
control store 70 to the control sequencer 76
address path. Microprogram counter 24 also
receives an address from the stack address
5 154 lines and an associated stack code 158
is provided for the microprogram counter code
register 126.
  The background microdiagnostic micropro-
gram counter 26 comprises a 2/1 multiplexer
10 132 connected to a 13 bit register 136 for
storing a microinstruction address and a 2/1
multiplexer 134 connected to a 5 bit register
138 for storing a 5 bit microprogram counter
code. A microinstruction address 50 is incre-
15 mented by address incrementer 140 prior to
being stored in register 124 or register 136.
Code generator 142 generates a micropro-
gram counter code associated with a microin-
struction address and described hereinafter in
20 regard to FIG. 4. The foreground micropro-
gram counter 24 receives an address via the
multi-way branch address 150 lines, the stack
154 lines or the microinstruction address 50
lines when gated by an MPC source select
25 152 signal. The background microdiagnostic
microprogram counter 26 receives an address
via the microinstruction address 50 lines or
the multi-way branch address 150 lines when
gated by a background branch select 160
30 signal. When a microdiagnostic abort condi-
tion occurs, a DIAGABORT 44 signal is gener-
ated by an address jam 48, as shown in FIG.
5, causing control to be transferred to the
foreground microprogram counter 24. The ad-
35 dress select 148 signal selects whether a
program counter address 144 and its associ-
ated program counter code 143 comes from
the foreground microprogram counter 24 or
the background microdiagnostic microprogram
40 counter 26. The integrated circuits required to
implement the logical functions shown in FIG.
3 are known to one of ordinary skill in the art.
  Referring now to FIGS. 4, 9 and 10, the
failure detection circuits for detecting microin-
45 struction address and data errors in the con-
trol sequencer 76 by a prediction/residual
code method are shown. A cyclic parity code
is generated by exclusive ORing the data bits
within a particular microinstruction address, in
50 the next address 103 field, the control field
104 and the microinstruction address itself, as
shown in FIGS. 9 and 10, and the resulting
cyclic parity code is placed in the code 105
field of the microinstruction. Logic within code
55 checker 56 removes the contributions to this
code of the next address 103 and control field
104. Encoder 107 connected to exclusive OR
109 removes the next address 103 field con-
tribution and encoder 108 connected to exclu-
60 sive OR 110 removes the control field 104
contribution, thereby presenting at the output
of exclusive OR 110 a residual code which is
a check on the current microinstruction ad-
dress. A predicted code for the current micro-
65 instruction address was previously stored in

code register 113. Therefore, exclusive OR
111 essentially performs a comparison be-
tween the predicted code and the residual
code at its inputs and if the outputs of exclu-
70 sive OR 111 which is connected to zero
detector 112 is other than zero, FAIL 54
signal is generated. The previous microinstruc-
tion loaded code register 113 with the pre-
dicted code for the next address which by
75 definition has to be identical to the residual
code generated at the output of exclusive OR
110. The proper loading of code register 113
is controlled by a control sequencer clock 106
signal.
80 The branch condition multiplexer 22 re-
ceives a 13 bit next address 103 from control
register 71 and an associated 5 bit code from
encoder 107 for properly handling branching
situations when the next microinstruction ad-
85 dress 50 is not to be sourced from one of the
microprogram counters 24 and 26. The out-
put address multiplexer 32, as previously de-
scribed selects the source for the next microin-
struction 50 and the associated predicted
90 code is sent to code register 113.
  The prediction/residual code failure detec-
tion method verifies that data from the control
store 70 via control register 71 was read
correctly, that no failure occurred in any ad-
95 dress lines of the control store 70, that there
was no single data error in the control store
output and that no data path error occurred
between the control store 70 and the control
sequencer 76.
100 Referring now to FIG. 5, the microdiagnos-
tic control switch 161 is shown. Two microin-
struction signals called switch 163 and INHI-
BIT 164 from the control store 70 control the
operation of the control switch 161. Both
105 signals have to be asserted to affect a switch-
ing operation. One of the signals INHIBIT 164
is used to inhibit the switching of modes
(background and foreground). The INHIBIT
signal is used when executing background
110 diagnostics via the foreground microprogram
counter by off-line testing and operability mi-
crodiagnostics. The D flip flop 168 generates
the microdiagnostic enable 171 signal and
thus initiates action for microprogram counter
115 selection. AND gate 165 allows the toggling
of D flip flop 168 if INHIBIT is a logic 0. NOR
gate 166 gates the control sequencer clock
106 to the D flip flop 168 via AND gate 167.
If an address jam 48 signal is activated when
120 the background mode is enabled, (flip flop
168 is set) the DIAGABORT 44 signal be-
comes active (logic 1) causing the flip flop
168 to be reset, a termination of the back-
ground microprogram (background micropro-
125 gram counter 26 is initialized) and transfer of
the control sequencer to the foreground mode
prior to execution of an address jam se-
quence. Further flexability is provided by al-
lowing the microdiagnostic enable 171 to be
130 used as a branch condition and identify

whether background microdiagnostics or oper-
ability microdiagnostic testing is in progress.

Still referring to FIG. 5, this control switch
161 is automatically transferred to foreground
5   operation if an address jam 48 occurs during
execution of background microdiagnostics.
This condition generates the DIAGABORT 44
signal which is used to initialize the back-
ground microprogram counter to $(0001)_{16}$ and
10 force a background microdiagnostic routine to
restart. The AND gate 165 output, microdiag-
nostic enable 171 and the address jam 48
along with TRUE 21 from the branch condi-
tion multiplexer 22 and source select 55 from
15 the control register 71 are inputs to a decoder
169 which developes four outputs to control
the microprogram counters 24 and.26 and
multiplexer 28. Background branch select
160 controls loading of the background mi-
20 crodiagnostic microprogram counter 26, the
MPC source select 152 controls the loading of
the foreground microprogram counter, and
the address select 148 signal selects either
the foreground microprogram counter or back-
25 ground microdiagnostic microprogram counter
and associated microprogram counter code via
the multiplexer 28.

Microdiagnostic test microcoded routines
utilized in conjunction with BIT hardware and
30 a macro-operability tests provide fault detec-
tion and assist in fault isolation to a module
hardware level. The macro-operability tests are
performed after microdiagnostic tests are used
to ascertain the fundamental operability of an
35 information processing system. Microdiagnos-
tics can be subdivided into operability micro-
diagnostics and background microdiagnostics.
The operability microdiagnostics support the
macro-operability tests and are performed dur-
40 ing initial power-up of a system by testing
hardware circuitry that would prevent the exe-
cution of the first macro-operability instruction
if faulty. Operability microdiagnostics and
background microdiagnostics work together
45 towards attaining a high percentage of fault
detection and to assist in fault isolation by
testing circuitry which is either untestable or
inefficient to test using BIT hardware exclu-
sively.
50   Referring now to FIG. 6, the organization of
the microdiagnostics as a hierarchy structure
is shown. Each box in FIG. 6 represents a
microprogrammed test module and may be
either a control or a test module. Control
55 modules consist of two or more call instruc-
tions and a return instruction. A control mo-
dule will call either a subordinate control
module or a test module. Test modules expli-
citly test functional hardware areas of the
60 information processing system 60. Examples
of control modules are the executive 178
operability microdiagnostics 180 and back-
ground microdiagnostics 181. The back-
ground microdiagnostics 181 are comprised
65 entirely of test modules such as ROM 186,

control sequencer 187, floating point 188,
registered arithmetic logic unit 189 and regis-
ter 190 modules. The microdiagnostics are
designed so that operability microdiagnostics
70 180 and background microdiagnostics 181
share microprogrammed test modules or com-
mon microinstruction code as indicated in
FIG. 6. A fault 182 module is called by the
microprograms when a failure is detected. The
75 object of the fault 182 module is to establish
a stable system state (i.e. jump to self) and
alert the BIT maintenance controller 72 of the
failure. Each functional test module has a
short cycle code specified for that function.
80 The code is generated in one module and
passed as a parameter to the next module.
The next module will, upon program entry,
test the passed short cycle code value and if
wrong, BIT hardware will be notified of a
85 fault. The short cycle code is generated by
incrementing the passed code with a constant.
Short cycle code is tested when performing
background microdiagnostics 181 and opera-
bility microdiagnostics 180.
90   A complete operability microdiagnostic test
sequence comprises performing all of the test
modules shown in FIG. 6 comprising system
bus interface 183, priority interrupt network
184, RAM 185, ROM 186, control sequencer
95 187, floating point 188, and registered arith-
metic logic unit 189. A complete sequence of
background microdiagnostics comprises per-
forming the following test modules: ROM
186, control sequencer 187, floating point
100 188, registered arithmetic logic unit 189 and
register 190. The ROM 186, control sequen-
cer 187, floating point 188 and registered
arithmetic logic unit 189 test modules are the
same test modules for both operability micro-
105 diagnostics 180 and background microdiag-
nostics 181, which minimizes the amount of
control store 70 that is required.

The operability microdiagnostics 180 sup-
port assembly language macro-operability
110 tests (software tests) performed immediately
following an initial program load and power-
up of an information processing system by
testing circuitry that would prevent the execu-
tion of the first macrooperability instruction.
115 The operability microdiagnostics 180 will not
preserve the previous state of an information
processing system, and assumes that the
hardware hard core (minimal amount of cir-
cuitry required to start the first microdiagnos-
120 tic test) is operational. The operability microdi-
agnostic s180 build on that hard core by
testing additional circuitry until all required
testing is completed; they are performed un-
der the control of the foreground micropro-
125 gram counter 24. After completion of the
operability microdiagnostics, the assembly lan-
guage macro-operability test is executed.

The background microdiagnostics 181 are
performed during processor idle machine
130 times. The control sequencer 76 of a micro-

programmed control unit 62 comprises two
microprogram counters 24 and 26, as previ-
ously described, which work simultaneously
during execution of assembly language pro-
5 grams. Since the background microdiagnostic
tests are executed during idle machine times
employing the background microprogram
counter 26, these tests are transparent (ti-
mewise) to any user programs. The back-
10 ground microdiagnostics are executed three
microinstructions at a time, as illustrated in
FIG. 8, to allow more complete testing. FIG.
8 shows a control store 70 comprising a
foreground microprogram for implementing a
15 macroinstruction A and comprising microdiag-
nostic test modules B and C. During the
execution of microinstruction A_n, at time t_n,
two control signals from said microinstruction
A_n cause program control to switch to the
20 background microprogram counter 26
whereby, in this illustration, microdiagnostic
test module B is executed three instructions at
a time. At the conclusion of the third microin-
struction (B_3) program control is switched
25 back to the foreground microprogram counter
24 and the execution of microinstruction A_n is
completed. The background microdiagnostics
181, due to the nature of their execution, do
not change the state of a computer system or
30 an information processing system 60. The
intent of background microdiagnostics 181 is
to continually exercise functions not tested by
on-line BIT and to alert a bit maintenance
controller 72, as shown in FIG. 2, upon
35 detection of a fault. The idle times during
which background microdiagnostics 181 are
executed include periods where a memory
access does not overlap micro-code execution
or when a processer must wait for another
40 operation to be completed. Also, certain in-
structions have periods of inactivity (wait
state) and additionally, a periodic time-out
every millisecond may be used to ensure
failsafe operation of background microdiag-
45 nostics.
    Referring now to FIGS. 1 and 2, the
method of operation of microdiagnostics is as
follows: assume that the foreground micropro-
gram counter 24 is being used to execute a
50 string of microinstructions to implement a
machine microinstruction or an instruction set
architecture (ISA) operation which requires a
fetch from memory unit 66. The memory
fetch is initiated and the processor comprising
55 control unit 62 and arithmetic unit 64 begins
waiting for the system data bus 87 to present
valid data. Jointly with the initiation of the
memory fetch, the ISA operation microinstruc-
tion transfers control to the background micro-
60 program counter 26 by means of the control
switch 161. The control sequencer 76 is
thereby switched to a background mode and a
background microdiagnostic test controlled by
the microdiagnostic microprogram counter 26
65 executes three microinstructions B_1, B_2 and

B_3, as shown in FIG. 8, from one of the test
modules shown in FIG. 6. At the conclusion
of the execution of the third microinstruction,
the microdiagnostic test generates control sig-
70 nals (SWITCH 163 and INHIBIT 164 to cause
a swap microprogram counter action which
transfers control back to the foreground micro-
program counter 24. This procedure contin-
ues until all test modules making up a micro-
75 diagnostic test are completed.
    Microdiagnostic tests in the background
mode do not alter the operational state of the
processor and avoid exercising any state
which could effect ISA execution (such as
80 general purpose flags, data registers or
overflow). The foreground mode of operation
is not aware of the execution of background
mode microdiagnostics.
    Referring now to FIG. 7, a typical back-
85 ground microdiagnostic program sequence is
shown comprising control sequencer 187,
registered arithmetic logic unit 189, floating
point 188 and register 190 test modules. The
name of a test module indicates the functional
90 area of a system being tested. Each test
module generates a short cycle code (SCC).
When background mode microdiagnostics are
enabled and a new functional test module is
entered, the short cycle code generated by the
95 previous test module is passed as a parameter
to the next module in the execution sequence
and checked. If the passed code is determined
to be wrong, BIT hardware is notified of a
fault. Short cycle code is tested in both opera-
100 bility and background microdiagnostic tests.
This short cycle code guarantees that a com-
plete microdiagnostic sequence of test mo-
dules is executed and not just a subset of test
modules due to a latency failure. The principal
105 reason for performing background microdiag-
nostics is to reduce failure latency time or the
time it takes to discover a failure condition.
    This concludes the description of the pre-
ferred embodiment. However, many modifica-
110 tions and alterations will be obvious to one of
ordinary skill in the art without departing from
the spirit and scope of the inventive concept.
Therefore, it is intended that the scope of this
invention be limited only by the appended
115 claims.

CLAIMS
    1. A processing system for executing a
stored primary program comprising:
120   memory means for storing a secondary pro-
gram; and
    means responsive to at least one selected
instruction of said primary program for en-
abling said processing system to execute said
125 stored secondary program during the execu-
tion of said selected primary program instruc-
tion.
    2. A processing system as recited in Claim
1 wherein:
130   said stored secondary program comprises

microprogrammed microdiagnostics.

3. A processing system as recited in Claim 1 wherein:

said enabling means comprises a micropro-
grammed control unit having a control se-
quencer.

4. A processing system as recited in Claim 3 wherein:

said selected instruction of said primary program is executed by at least one microin-
struction of said microprogrammed control unit.

5. A processing system as recited in Claim 3 wherein:

said control sequencer comprises at least two microprogram counters.

6. A processing system as recited in Claim 5 wherein:

a first of said two microprogram counters controls the addressing of microinstructions for executing said primary program and a second of said two microprogram counters controls the addressing of microinstructions for performing said secondary program.

7. An information processing system having a microprogrammed control unit which per-
forms a background microprogram during the operation of a foreground program compris-
ing:

memory means for storing a plurality of microinstructions for performing said back-
ground microprogram and said foreground program; and

control sequencer means for independently controlling said foreground program operation and said background microprogram including at least two microprogram counters wherein a first microprogram counter participates in per-
forming said foreground program and a sec-
ond microprogram counter controls said back-
ground microprogram.

8. The information processing system as recited in Claim 7 wherein:

said background microprogram comprises a plurality of microinstructions for performing microdiagnostics.

9. The information processing system as recited in Claim 7 wherein:

said control sequencer means further com-
prises means for switching control between said first microprogram counter and said sec-
ond microprogram counter in accordance with a plurality of signals from one of said microin-
structions.

10. The information processing system as recited in Claim 7 wherein:

said background microprogram comprises a plurality of test modules stored in said mem-
ory means, each of said test modules compris-
ing means for generating and testing a short cycle code to verify the performance of said test modules.

11. An information processing system hav-
ing a microprogrammed control unit which performs a background microprogram during

the operation of a foreground program com-
prising:

memory means for storing a plurality of microinstructions for performing said back-
ground microprogram and said foreground program;

control sequencer means for independently controlling said foreground program operation and said background microprogram including at least two microprogram counters wherein a first microprogram counter participates in per-
forming said foreground program and a sec-
ond microprogram counter controls said back-
ground microprogram; and

coding means within said control sequencer means for detecting microinstruction address-
ing and data errors.

12. The information processing system as recited in Claim 11 wherein:

said coding means provides a first code for verification of an address in said memory means and the contents of said address, and a second code for verification of a predicted next microinstruction address.

13. The information processing system as recited in Claim 12 wherein:

said coding means further comprises detect-
ing means for comparing said first code to said second code and generating a fail signal when an error is detected.

14. An information processing system hav-
ing a microprogrammed control unit compris-
ing:

memory means for storing a plurality of microinstructions for performing a background microdiagnostic microprogram during the op-
eration of a foreground program;

a first microprogram counter for generating an address of a next microinstruction during the performance of said foreground program;

a second microprogram counter for generat-
ing an address of a next microinstruction of said background microdiagnostic micropro-
gram; and

a multiplexer means connected to said first microprogram counter and said second micro-
program counter for selecting an address of said next microinstruction from either said first microprogram counter or said second micro-
program counter in accordance with an ad-
dress select signal.

15. The information processing system as recited in Claim 11 wherein:

said microprogrammed control unit further comprises a means for switching control be-
tween said first microprogram counter and said second microprogram counter in accor-
dance with a plurality of switch control signals from one of said microinstructions.

16. An information processing system hav-
ing a microprogrammed control unit compris-
ing:

memory means for storing a plurality of microinstructions for performing a background microdiagnostic microprogram during the op-

eration of a foreground program;
   a first microprogram counter for generating an address of a next microinstruction during the performance of said foreground program;
5   a second microprogram counter for generating an address of a next microinstruction of said background microdiagnostic microprogram;
   a multiplexer means connected to said first
10 microprogram counter and said second microprogram counter for selecting an address of said next microinstruction from either said first microprogram counter or said second microprogram counter in accordance with an ad-
15 dress select signal from said memory means;
   microprogram stack means connected to said first microprogram counter for performing microprogram interrupt subroutines;
   branch condition multiplexer means con-
20 nected to said first microprogram counter, said second microprogram counter and an output address multiplexer for generating an address of said next microinstruction in accordance with branch condition signals;
25   said output address multiplexer means receiving an address jam input signal and coupled to output signals of said multiplexer means, said stack means and said branch condition multiplexer means for selecting a
30 source of said next microinstruction address; and
   control switch means coupled to said memory means for switching control between said first microprogram counter and said second
35 microprogram counter;
   controller means connected to said branch condition multiplexer means and said microprogram stack means for decoding function codes from said memory means.
40   17. An information processing system having a microprogrammed control unit comprising:
   memory means for storing a plurality of microinstructions for performing microdiag-
45 nostic tests and microinstructions;
   a first microprogram counter for generating an address of a next microinstruction for performing said microdiagnostic tests or for performing said macro-instructions;
50   a second microprogram counter for generating an address of a next microinstruction of background microdiagnostic tests being performed during the operation of a foreground macro-instruction, said foreground macro-in-
55 struction being under the control of an independent program counter.
   18. A microprogrammed control unit comprising:
   memory means for storing a plurality of
60 microinstructions for performing a background microdiagnostic microprogram during the operation of a foreground program;
   control sequencer means for independently controlling said foreground program operation
65 and said background microdiagnostic micro-

program including at least two microprogram counters wherein a first microprogram counter participates in performing said foreground program and a second microprogram counter
70 controls said background microdiagnostic microprogram.
   19. The microprogrammed control unit as recited in Claim 18 wherein:
   said control sequencer means further com-
75 prises means for switching control between said first microprogram counter and said second microprogram counter in accordance with a plurality of signals from one of said microinstructions.
80   20. The microprogrammed control unit as recited in Claim 18 wherein:
   said background microdiagnostic microprogram comprises a plurality of test modules stored in said memory means, each of said
85 test modules comprising means for generating and testing a short cycle code to verify the performance of said test modules.
   21. A method for executing a stored primary program in a processing system com-
90 prising the steps of:
   storing a secondary proqram;
   executing said stored secondary program during the execution of a selected instruction of said primary program by the processing
95 system.
   22. A method in an information processing system having a microprogrammed control unit for performing a background microprogram during the operation of a foreground
100 program comprising the steps of:
   storing a plurality of microinstructions for performing said background microprogram and said foreground program; and
   controlling independently said foreground
105 program operation and said background microprogram with at least two microprogram counters wherein a first of said microprogram counters participates in performing said foreground program and a second of said micro-
110 program counters controls said background microprogram.
   23. The method as recited in Claim 22 wherein:
   the step of controlling independently said
115 foreground program operation and said background microprogram comprises switching control between said first microprogram counter and said second microprogram counter in accordance with a plurality of signals from
120 one of said microinstructions.
   24. The method as recited in Claim 22 wherein:
   the step of performing a background microprogram comprises performing a plurality of
125 test modules, and generating and testing in each of said test modules a short cycle code to verify the performance of said test modules.
   25. A method of performing failure detec-
130 tion in an information processing system hav-

ing a microprogrammed control unit which
performs a background microprogram during
the operation of a foreground program com-
prising the steps of:
5   storing a plurality of microinstructions for
performing said background microprogram
and said foreground program each of said
microinstructions having a first code for verifi-
cation of an address of each one of said
10 microinstructions and the contents of said
address;
    controlling said foreground program and
said background microprogram with at least
two microprogram counters;
15   generating a residual code from said first
code representative of a code for a current
microinstruction address;
    generating and storing a second code for a
next microinstruction address during an imme-
20 diate previously executed microinstruction op-
eration; and
    comparing said residual code to said second
code for detecting a failure.